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The impact of back channel leakage BCL is thoroughly investigated when scaling down partially depleted PD silicon-on-
insulator SOI devices. Back channel voltage is introduced as an indicator for monitoring the behavior of BCL. In addition to
front-gate devices, back-gate devices also suffer from short channel effect. Finally, BCL can be successfully suppressed by
optimizing process parameters such as the Si remains, the well implant, and the SOI thickness.
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0013-4651/2010/1579/H875/4/$28.00 © The Electrochemical SocietySilicon-on-insulator SOI complementary metal oxide semicon-
ductor CMOS has been widely used in recent years for its better
device performance and scalability. Partially depleted PD SOI has
a similar device structure to a bulk device. As a consequence, PD
SOI can be fabricated using a standard bulk CMOS process. SOI
devices have better circuit performance and lower power consump-
tion due to lower channel doping and smaller parasitic capacitances.
However, PD SOI devices possess several unique behaviors that do
not exist in bulk devices, such as kink effect,1-3 self-heating
effect,4-6 history delay effect,7,8 and pass-gate leakage.9,10 As metal-
oxide-semiconductor field effect transistor MOSFET sizes are
scaled down to the nanoscale regime, leakage current is one of the
key challenges faced by designers when attempting to realize de-
vices that provide high performance and high scalability. In PD SOI,
there is an additional leakage component other than the common
leakage currents of a bulk device, such as junction leakage, gate
induced drain leakage, and Drain Induced Barrier Lowering DIBL.
This leakage component is called back channel leakage BCL,
which is the subthreshold leakage of a back channel MOSFET.
Figure 1 shows the cross section of a PD SOI device with a
front-gate channel and a back-gate channel. When the back-gate
channel is not turned off properly, BCL can contribute an additional
leakage current to the device, resulting in a higher off-state leakage
current. Several previous studies are focused on radiation induced
BCL.11-15 It was reported that back-gate bias could suppress the
BCL and reduce its impact on circuits.16-18 Consequently, it is im-
portant to characterize the BCL behavior and develop a strategy to
effectively suppress the BCL.
In this paper, the BCL has been characterized by applying a
back-gate bias. In the Characterization and Methodology section, we
present a methodology for monitoring the BCL. The back-gate de-
vice also suffers from the short channel effect SCE. In the Results
and Discussion section, we discuss the methods used to minimize
the BCL of p-MOSFET. Finally, the BCL can be fully controlled in
a 45 nm PD SOI process by optimizing three key process param-
eters: Si remains, well dose, and SOI thickness.
Characterization and Methodology
The devices used in this study are fabricated using a 45 nm SOI
process.19 Figure 2 shows the Id-Vg curves for a p-MOS W/L
= 0.6/0.04 um at different back-gate biases ranging from 0 to 30 V.
A large subthreshold leakage current occurs when the back-gate bias
is 0 V. The source of the leakage current is from the bottom of the
n-well region because it is dependent on the back-gate bias but is
independent of the front-gate bias. To turn off the leakage current, a
positive voltage is applied to the back gate to induce a negative
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can be reduced by 52 and 330 times by applying a back-gate bias of
5 and 10 V, respectively. When the back-gate bias is higher than 10
V, the subthreshold leakage cannot be further reduced because the
back channel device is turned off completely. Generally speaking,
the BCL is most likely to occur in p-MOS because p-type substrates
are in use. CMOS processes are generally built on p-type substrate
wafers, meaning that the BCL issue is minor for n-MOSFET be-
cause even without channel doping, its intrinsic p-type doping is
helpful in reducing BCL. Figure 3 shows the Id-Vbg plots, when
Vg = Vs = 0 V, Vd = 1 V for n and Vd = −1 V for p. To
quantify the impact of the BCL, we use the back channel threshold
voltage BCVt and BCL current as indicators. BCVt is defined as
the back channel voltage that causes a 10% increase in the off-state
drain current. The definition of BCL is the additional leakage current
at Vbg = 0 V from the Vbg insensitive regime. The criterion for the
BCL-free devices is BCVt  0 V for p-MOS. Taking BCVt into
account, the expression for the threshold voltage is given as
Vth = VFB + 2b + Qdepletion/Cox + DIBLbackchannel 1
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Figure 1. Color online The cross section of a PD SOI device with a
front-gate channel and a back-gate channel. When the back-gate channel
does not turn off properly, the BCL contributes an additional leakage current
to the front-gate device.CS license or copyright; see http://www.ecsdl.org/terms_use.jsp
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where DIBLbackchannel is the Vt drop caused by the back channel
transistor, and FB is flatband.
Figure 4a shows the Idsat by biasing the back gate at 0 and 30 V
for the p-MOS. The Idsat trend line solid shifts to the left side of
the plot, which means that the saturation current decreases by 4%
when biasing the back gate at 30 V. The Ioff off-state current drops
by 0.34 times when biasing the back gate at 30 V. For a p-MOS,
when the back-gate bias is increased, the floating body potential
decreases. As a result, the device Vt is increased, which leads to the
decreases in the saturation current and the off-state current. It is
observed that the distribution of the saturation current is compressed
Fig. 4a but the off-state current is spread under 0 and 30 V back-
gate biases Fig. 4b. This is because the BCL contributes to the
off-state current under a 0 V bias but turns off under the 30 V bias
and only impacts on the device operated in the off state Ioff instead
of the on state Isat.
The dependence of BCVt on polylength has been studied to
evaluate the process margin of the BCL. Back channel devices also
suffer from SCEs. When the device channel length is scaled down,
the BCVt becomes worse, which is due to the reduced controllabil-
ity of the back gate over the depletion region from the increased
charge sharing of the source and drain. Figure 5 shows the plot of
BCVt vs the channel length of p-MOS. As shown in this figure, the
BCVt increases from 1.5 to 3 V when the device channel length is
reduced from 1 to 0.04 m.
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Figure 2. Color online Id vs Vg curves for the p-MOS suffering from a
BCL issue, with a sweeping back-gate bias from 0 to 30 V.
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Figure 3. Color online Id v.s Vbg for the n-MOS.Downloaded 17 Jan 2012 to 140.114.195.186. Redistribution subject to EResults and Discussion
p-MOSFET BCL optimization.— In an advanced CMOS tech-
nology, Embedded-SiGe e-SiGe is commonly used in p-MOS de-
vices to increase the channel compressive stress, which is propor-
tional to the e-SiGe volume.20,21 In a PD SOI device, the e-SiGe
volume is constrained by the Si thickness Tsi. The Si remains are
defined as the distance from the bottom of the e-SiGe to the top of
the buried oxide. The greater the SiGe volume under the Si surface
means the less Si remains. Figure 6 shows that the BCVt is degraded
as the Si remains are reduced. As shown in the figure, when the Si
remains increase 3.5 times, BCVt is improved from 8 to 7.6 V.
The metallurgical junction depth of the source/drain S/D is deter-
mined by the in situ boron doping concentration during the e-SiGe
deposition rather than the S/D implantation. For the devices with
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Figure 4. Color online The saturation current decreases by 4% and the
off-state current drops by 0.34 times of p-MOS by biasing the back gate by
0 and 30 V.
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Figure 5. Color online BCVt vs the channel length of the p-MOS.CS license or copyright; see http://www.ecsdl.org/terms_use.jsp
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of the BCL is weaker, which results in the more negative BCVt, as
shown in Fig. 7.
The distribution of the BCVt must be taken into account during
BCL optimization. The BCVt distribution is strongly dependent on
the value of the BCVt, as shown in Fig. 8. For example, when the
device suffers a BCL issue BCVt is 8 V, the distribution of the
BCVt is 17 V. After the BCVt is reduced to the safe region 7
V, the BCVt distribution is reduced to 6 V.
In addition to the Si remains, the well dose can also affect the
BCVt characteristics of the PD SOI device. Figure 9 shows the
BCVt characteristics of different well doses for various device
lengths. When the well dose is increased, BCVt moves toward the
negative voltage. Increasing the well dose reduces the leakage cur-
rent for both front- and back-gate devices. Increasing the well dose
improves the BCVt value but comes with some adverse effects, such
as an increase in junction capacitance, to which attention must be
paid. Figure 10 shows that the S/D junction capacitance is increased
from 0.27 to 0.33 fF/m when the well dose increases from 4
 1012 to 1.2  1013 cm2.
Another method of minimizing the BCL is to reduce the SOI
thickness. Wafers with three different SOI thicknesses Reference,
70 Å less and 140 Å less are used for this study, as shown in Fig.
11. For the same well implantation conditions, the thinner SOI layer
has the higher doping at the bottom of the well region. The BCVt is
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Figure 9. Color online BCVt characteristics for different well doses at
various device lengths.
0.25
0.27
0.29
0.31
0.33
0.35
1.0E+12 6.0E+12 1.1E+13 1.6E+13
Well dose (cm2)
C
j(
fF
/u
m
)
Figure 10. Junction capacitance increases from 0.27 to 0.33 fF/m when
the well dose increases from 4  12 to 1.2  13 cm2. a Implantation pro-
file is a Gaussian distribution. For a device with the same well implantation
conditions, the thinner SOI layer has the higher well dose in the channel
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Figure 6. Color online BCVt is impacted by the Si remains.BG
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Figure 7. Color online a Device with larger Si remains, meaning that the
junction depth is shallow, resulting in minimal leakage. b Device with
smaller Si remains resulting in improved performance but with higher leak-0
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Figure 8. Color online The distribution in BCVt is proportional to BCVt.CS license or copyright; see http://www.ecsdl.org/terms_use.jsp
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is reduced by 140 A.
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The junction capacitance is increased if the well dose is increased.
However, the junction capacitance can be reduced if a thinner SOI
layer is used because the junction area is reduced. The impact on
device performance for the above three BCL minimization methods
are summarized in Table I. Increasing the Si remains is helpful in
improving BCVt, but the device performance is degraded because
the SiGe volume is decreased. Increasing the well dose can increase
the junction capacitance, which degrades the device ac performance.
Junction capacitance can be reduced when the SOI thickness is re-
duced. However, it is often at the expense of the device performance
due to the decrease in allowable SiGe volume. Consequently, for all
the methods mentioned above, there appears to be no clear winner.
To minimize BCL without incurring significant performance loss, all
three methods are utilized and optimized individually. Figure 12
shows the device drain current vs the gate voltage at Vbg = 0 V
before and after the BCL optimization. After the optimization, the
BCL leakage can be reduced to below the subthreshold current.
Conclusions
The measurement methodology for BCL has been demonstrated
in PD SOI devices. BCVt is introduced and is used as an indicator
for monitoring BCL. The BCL current can be minimized by increas-
ing the Si remains, increasing the well dose, and reducing the SOI
thickness for the p-MOS. Through a systematic study, the BCL has
been well characterized. Finally, we have successfully reduced BCL
to a level that does not contribute to the off-state current after pro-
cess optimization.
Institute of Electronics Engineering, National Tsing Hua University as-
sisted in meeting the publication costs of this article.
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Figure 11. Color online a Reducing SOI thickness is helpful in reducing
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Figure 12. Color online BCL leakage is reduced to the minimum value
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